Suppose an 8-bit adder is designed using two 4-bit cpas (labeled cpa1 and cpa2), where carry-out c3 is fed as carry-in into cpa2. cpa1 inputs the initial carry-in c–1. in order to speed up the adder, c3 is generated as c3 = g3 + p3 g2 + p3 p2 g1 + p3 p2 p1g0 + p3 p2 p1p0c–1, where p’s and g’s are generated in 0.3 ns. determine how much faster the new adder will be if δfac = 0.5 ns?