We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed of 2.86 GHz. 115ps 100ps 110ps Reg 25ps black rectangle right arrow (add register here) black rectangle right arrow (add register here) black rectangle right arrow black rectangle Assume we further pipeline this logic by adding two additional registers. What would be the resulting clock speed in GHz