subject

This problem provides a numerical example of encryption using a one-round version of DES. We start with the same bit pattern for the key and the plaintext, namely: Hexadecimal notation: 0 1 2 3 4 5 6 7 8 9 A B C D E F
Binary notation: 0000 0001 0010 0011 0100 0101 0110 0111
1000 1001 1010 1011 1100 1101 1110 1111

Derive K1, the first-round sub-key. You need to do the following steps
`Perform the Permuted Choice One (PC-1) in Table 3.4(a) to reduce the key from 64 bits to 56 bits.
`Apply the Left Circular Shift (Please refer Table 3.4(d) for the schedule of left shifts)
`Apply the Permuted Choice Two (PC-2) to derive K1.

Derive L0 and R0.

Expand R0 to get E[R0] (which is 48 bits), where is the expansion permutation of Table 3.2(c).

Calculate A = E[R0] โŠ• K1.

Group the 48-bit result of (d) into sets of 6 bits and evaluate the corresponding S-box substitutions. Make sure to use the corresponding S-box in Table 3.3 for each set of 6 bits.

Concatenate the results of (e) to get a 32-bit result,

Apply the permutation in Table 3.2(d) to get P(B).

Calculate R1 = P(B) โŠ• L0.

Write down the ciphertext L1 and R1 in binary format and hexadecimal format.

ansver
Answers: 2

Another question on Computers and Technology

question
Computers and Technology, 21.06.2019 21:00
You should hand write your references on your resume.
Answers: 1
question
Computers and Technology, 22.06.2019 19:30
When creating a presentation in libre office impress, where does the editing of slides take place?
Answers: 1
question
Computers and Technology, 22.06.2019 20:00
What side length would you specify if you were required to create a regular hexagonal plate that was composed of 33 cm(squared) of sheet metal? dimension the side length to 0.1 cm
Answers: 2
question
Computers and Technology, 22.06.2019 23:50
You need to design a circuit that implements the functions in the following table: s0 s1 function0 0 a + 10 1 a โ€“ b1 0 a + b1 1 a โ€“ 1s0 and s1 are 1-bit control inputs to select the function of the circuit. inputs a and b are 4-bitnumbers in 2s complement form. the output is also a 4-bit number in 2s complement form.you are allowed to use only one ttl 7483 4-bit adder to implement all the functions. but anynumber of other components (except the adder) can be used.hint: design a combinational logic circuit to modify the input b and the โ€œcarry inputโ€ of theadder depending on the control inputs s0 and s1.important: lab grade will depend on the working of the circuit & will be checked of by your labinstructor.1. is the output valid for the following input combinations: a. s0 = 0, s1 = 0, a = 7, b = 3? b. s0 = 0, s1 = 1, a = 7, b = 3? c. s0 = 1, s1 = 0, a = -4, b = -5? d. s0 = 1, s1 = 1, a = -8, b = 6? 2. what is the range of inputs (for both a and b) that will produce the valid output for all the functions?
Answers: 3
You know the right answer?
This problem provides a numerical example of encryption using a one-round version of DES. We start w...
Questions
question
Mathematics, 31.08.2019 15:10
question
Mathematics, 31.08.2019 15:10
question
Mathematics, 31.08.2019 15:10
question
Mathematics, 31.08.2019 15:10
Questions on the website: 13722367