You are designing a pmd and optimizing it for low energy. the core, including an 8 kb l1 data cache, consumes 1 w whenever it is not in hibernation. if the core has a perfect l1 cache hit rate, it achieves an average cpi of 1 for a given task, that is, 1000 cycles to execute 1000 instructions. each additional cycle accessing the l2 and beyond adds a stall cycle for the core. based on the following specifications, what is the size of l2 cache that achieves the lowest energy for the pmd (core, l1, l2, memory) for that given task?