The inputs of two registers R0 and R1 are controlled by a 2-to-1 multiplexer. The multiplexer select line and the register load enable inputs are controlled by inputs C0 and C1. Only one of the control inputs may be equal to 1 at a time. The required transfers are:

Hello your question is incomplete attached below is the complete question

answer :

Attached below

Explanation:

Given data:

The inputs of two registers are controlled by a 2-to-1 multiplexer.

The multiplexer select line and the register load enable inputs are controlled by inputs Co, C1, and C2.

Using the required transfers in the question to complete the detailed logic diagrams ( attached below )

it was a fall down when it happens

explanation:

answer:

a

explanation: