Consider the 5-stage pipelined MIPS datapath that implements a subset of the MIPS instruction set (R-format, Lw, Sw, beq). Assume the following latencies for the major functional units: 200 ps for instruction memory access, 150 ps for ALU operation, and 100 ps for register file access and 300 ps for data memory access. What is the shortest clock cycle